The Pope
Regular
"two all beef patties, special sauce, lettuce, cheese, pickles, onions on a sesame seed bunWhat can we expect from Brainchip and the Akida product in 2024?
"two all beef patties, special sauce, lettuce, cheese, pickles, onions on a sesame seed bunWhat can we expect from Brainchip and the Akida product in 2024?
Interestingly, the paper that was published was around the time of the announcement of the Akida proof-of-concept FPGA implementation was announced. I figured that the FPGA-based boards were chosen because they wanted them to be reprogrammable and not commit to any hardened chips --and that makes sense from a research standpoint.Hi JD,
It is true that the configuration of Akida is field programmable as it has a programmable communication matrix interconnecting the nodes, but in my mind Akida is not FPGA-based. The initial proof-of-concept circuit was built in FPGA (Xylink, or was that BrainChip Accelerator?), but the commercial Akida 1 chip would be better described as an ASIC.
FPGA is field programmable gate array, a prefabricated chip with lots of different logic gates which the user can selectively interconnect to make a number of different circuits with for different purposes*. As a result there are many redundant logic gates and the layout is far from optimal. In the case of Akida, it would have been for fewer nodes than Akida 1, and it's performance would be inferior to an ASIC version of Akida. FPGAs are commonly used as test chips.
ASIC (application specific integrated circuit) is a purpose-built chip with only the necessary gates and in which the layout would be optimized by the circuit designer.
From the article you cited:
When we last spoke with BrainChip in 2018, the company was on the verge of rolling out its FPGA-based spiking neural network (SNN) accelerator, known as Akida (Greek for spike). At that point, the plan was to get its hardened SoC into the market by 2019.
The reference to "FPGA-based" was to the proof-of-concept chip. The "hardened SoC" is the ASIC. The use of the adjective "hardened" can be thought of as implying the FPGA design is malleable.
The presence of Zurich Uni as a partner would be put on the scales on the side of analog MemRistor SNNs, but this is not conclusive.
* On reflection, I had to put in the bit about different purposes to better distinguish Akida from my definition of a FPGA. Akida is a single purpose SNN with field programmable nodes and NPUs.
Interestingly, the paper that was published was around the time of the announcement of the Akida proof-of-concept FPGA implementation was announced. I figured that the FPGA-based boards were chosen because they wanted them to be reprogrammable and not commit to any hardened chips --and that makes sense from a research standpoint.
I found the full research paper with the description of the architecture. Sadly, it does not look like Akida would be involved here and I had my hopes up. They do mention other large-scale neuromorphic platforms like Neurogrid, BrainScaleS, TrueNorth (their 'DeepSouth' name inspiration), SpiNNaker, and HiAER-IFAT (which was new to me).
I do wonder if the results of any of their research will influence future Akida designs for upcoming generations.
I hope. That recipe made billions"two all beef patties, special sauce, lettuce, cheese, pickles, onions on a sesame seed bun
www.edge-ai-vision.com
I guess PVDM did say "4 bits are enough"![]()
The Evolution of Generative AI: From the Generic Cloud to the Personalized Intelligent Device - Edge AI and Vision Alliance
This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. An interview with Qualcomm’s head of AI on where generative AI is going As part of Qualcomm Technologies’ executive outreach on the importance of on-device generative AI, the...www.edge-ai-vision.com
Some very interesting responses in this blog. Qualcomm doing on device inference with only 4 bit quantisation!
He’s the sort of guy who buys something within days or a week of a big run. After the rest of us have been sitting patiently through up, down, and sideways periods.. He did wish me well on trying to nail the next run…Does your multi millionaire trader friend actually know anything about BrainChip other than what can be deduced from a chart or the most recent published financials? Are they aware of what lies behind all the NDA's? What do they suggest you invest in atm or is it all just short term swing trades? This is not meant as an attack on you or them. Trading, investing, shorting.....are all legitimate ways of interacting with the market, but not everyone has either the stomach or the ethical proclivity to engage in all three.
And a good thing too as the difference means every seller can find a buyer, and vice versa, according to individual circumstance, inclination, luck and persistence. Did your trader friend make a motza on BRN in January '22 when the Mercedes news dropped out of the blue?
I know what is meant butDare say one of our super slouthes would be all over this .
I assume that is for a single chip. And akida can be joined up to 64It says the supercomputer will be capable of 228 trillion operations per second and know that AKIDA-P can go to 131 trillion operations per second.
I wonder if they've been using AKIDA 3.00 a spiced up version to achieve additional TOPS?
We know Western Sydney Uni partners with Intel but Intel's Loihi isn't commercially available so can be them. Trying to find out how many TOPS Loihi can do.
View attachment 51935
I know what is meant but
Google translation
View attachment 51987
DeepL translation
View attachment 51988
![]()