Yes. there is a 4 to 5 month gap between Suk Lee joining IFS and BrainChip joining IFS, so the verification would have started almost from day 1 if SL's joining IFS.
It is not unlikely that RT's job description was updated to match SL's.
verification is an exhaustive testing process.
Intel have a few non-server processor families, such as Core, Pentium, and Celeron, each having several versions, and Akida would have been tested with at least some of these, remembering that Akida does need a 3rd party processor for set-up/configuration, but not for inference.
https://www.intel.com/content/www/us/en/processors/processor-numbers.html
Intel® Processor Names and Numbers
I suppose, verification would have involved a software simulation test using MetaTF' Akida simulation software, then tests with the Akida SoC, and then with the actual Akida IP
IC verification is a well established technology:
US8645897B1 Integrated circuit design verification system
A
n integrated circuit (IC) design verification system includes a memory for storing an IC design and a processor in communication with the memory. The IC design includes multiple IP cores and the design verification apparatus includes multiple verification modules. The processor configures a first set of connections between the IP cores and the verification modules based on a first connection database and verifies each IP core independently using the first set of connections. Thereafter, the processor configures a second set of connections between the IP cores and the verification modules based on a second connection database generated based on the first connection database, and verifies the multiple IP cores together using the second set of connections.
Cited patents:
Publication number Priority date Publication date Assignee Title
US6269467B1 *1998-09-302001-07-31
Cadence Design Systems, Inc .Block based design methodology
US6421322B11997-11-172002-07-16
Adc Telecommunications, Inc. System and method for electronically identifying connections of a cross-connect system
US6678645B1 *1999-10-282004-01-13
Advantest Corp. Method and apparatus for SoC design validation
US6993740B12000-04-032006-01-31
International Business Machines Corporation Methods and arrangements for automatically interconnecting cores in systems-on-chip
US7185295B2 *2000-06-032007-02-27
Hyunju Park Chip design verifying and chip testing apparatus and method
US7225416B12004-06-152007-05-29
Altera Corporation Methods and apparatus for automatic test component generation and inclusion into simulation testbench
US7366650B2 *2001-04-122008-04-29
Arm Limited Software and hardware simulation
US7472051B2 *2003-07-112008-12-30
Yogitech Spa Dependable microcontroller, method for designing a dependable microcontroller and computer program product therefor
US7577540B2 *2002-03-012009-08-18
Nec Corporation Re-configurable embedded core test protocol for system-on-chips (SOC) and circuit boards
US7673264B1 *2006-04-062010-03-02
Virage Logic Corp.System and method for verifying IP integrity in system-on-chip (SOC) design
US7823017B2 *2006-08-022010-10-26
International Business Machines Corporation Structure for task based debugger (transaction-event-job-trigger)
US7991604B2 *2006-08-112011-08-02 Samsung Electronics Co., Ltd. Method and apparatus for indirectly simulating a semiconductor integrated circuit
US8136065B2 *2007-12-102012-03-13 Inpa Systems, Inc. Integrated prototyping system for validating an electronic system design
Of course, Akida 3 will be able to do it with its eyes closed.